

Test Compression

VLSI Test Principles and Architectures

What is this chapter about?

- Introduce the basic concepts of test data compression
- Focus on stimulus compression and response compaction techniques
- Present and discuss commercial tools on test compression

Test Compression

Introduction
Test Stimulus Compression
Test Response Compaction
Industry Practices
Concluding Remarks

Introduction

□ Why do we need test compression?

- Test data volume
- Test time
- Test pins

□ Why can we compress test data?

Deterministic test vector has "don't care" (X's)

Test data volume v.s. gate count



(Source: Blyler, Wireless System Design, 2001)

VLSI Test Principles and Architectures

Test compression categories

Test Stimulus Compression

- Code-based schemes
- Linear-decompression-based schemes
- Broadcast-scan-based schemes
- Test Response Compaction
 - Space compaction
 - Time compaction
 - Mixed time and space compaction

Architecture for test compression



VLSI Test Principles and Architectures

Test stimulus compression

Code-based schemes
Linear-decompression-based schemes
Broadcast-scan-based schemes

Test stimulus compression

Code-based schemes

- Dictionary code (fixed-to-fixed)
- Huffman code (fixed-to-variable)
- Run-length code (variable-to-fixed)
- Golomb code (variable-to-variable)

Dictionary code (fixed-to-fixed)



□ Huffman code (fixed-to-variable)

Symbol	Frequency	Pattern	Huffman Code	Selective Code
So	22	0010	10	10
S ₁	13	0100	00	110
S ₂	7	0110	110	111
S ₃	5	0111	010	00111
S4	3	0000	0110	0 0 0 0 0
S ₅	2	1000	0111	01000
S ₆	2	0101	11100	00101
S ₇	1	1011	111010	01011
S ₈	1	1100	111011	01100
S ₉	1	0001	111100	00001
S ₁₀	1	1101	111101	01101
S ₁₁	1	1 1 1 1	111110	01111
S ₁₂	1	0011	1 1 1 1 1 1	00011
S ₁₃	0	1110	_	—
S ₁₄	0	1010	_	_
S ₁₅	0	1001	_	—

0010 0100 0010 0110 0000 0010 1011 0100 0010 0100 0110 0010 0010 0100 0010 0110 0000 0110 0010 0100 0110 0010 0010 0000 0010 0110 0010 0010 0010 0100 0100 0110 0010 0010 1000 0101 0001 0100 0010 0111 0010 0010 0111 0111 0100 0100 1000 0101 1100 0100 0100 0111 0010 0010 0111 1101 0010 0100 1111 0011

□ Huffman code (fixed-to-variable)



□ Run-length code (variable-to-fixed)



Golomb code (variable-to-variable)

Group	Run-Length	Group Prefix	Tail	Codeword
A1	0	0	00	000
-	1		01	001
	2		10	010
	3		11	011
A ₂	4	10	00	1000
	5		01	1001
	6		10	1010
	7		11	1011
A ₃	8	110	00	11000
-	9		01	11001
	10		10	11010
	11		11	11011

VLSI Test Principles and Architectures

Golomb code (variable-to-variable)

Using Golomb code shown in Table 6.4

 $T_E = 010\ 1000\ 011\ 1000\ 1000\ 1001\ 010\ 1011\ 011$

The length of T_D is 43 bits The length of T_E is 32 bits

Test stimulus compression

□ Linear-decompression-based schemes

- Combinational linear decompressors
- Fixed-length sequential linear decompressors
- Variable-length sequential linear decompressors
- Combined linear and nonlinear decompressors



$Z_9 = X_1 \oplus X_4 \oplus X_9$	$Z_5 = X_3 \oplus X_7$	$Z_1 = X_2 \oplus X_5$
$Z_{10} = X_1 \oplus X_2 \oplus X_5 \oplus X_6$	$Z_6 = X_1 \oplus X_4$	$Z_2 = X_3$
$Z_{11} = X_2 \oplus X_3 \oplus X_5 \oplus X_7 \oplus X_8$	$Z_7 = X_1 \oplus X_2 \oplus X_5 \oplus X_6$	$Z_3 = X_1 \oplus X_4$
$Z_{12} = X_3 \oplus X_7 \oplus X_{10}$	$Z_8 = X_2 \oplus X_5 \oplus X_8$	$Z_4 = X_1 \oplus X_6$

VLSI Test Principles and Architectures







VLSI Test Principles and Architectures

Combinational linear decompressors

XOR Network



VLSI Test Principles and Architectures

XOR network: a 3-to-5 example



VLSI Test Principles and Architectures

Fixed-length sequential linear decompressors



Variable-length sequential linear decompressors

- Can vary the number of free variables
- Better encoding efficiency
- More control logic and control information



VLSI Test Principles and Architectures

Combined linear and nonlinear decompressors

- Specified bits tend to be highly correlated
- Combine linear and nonlinear decompression together can achieve greater compression than either alone



VLSI Test Principles and Architectures

Test stimulus compression

Broadcast-scan-based schemes

- Broadcast scan
- Illinois scan
- Multiple-input broadcast scan
- Reconfigurable broadcast scan
- Virtual scan

Broadcast scan



Generate patterns for broadcast scan

 Force ATPG tool to generate patterns for broadcast scan



Broadcast scan for a pipelined circuit

Broadcast scan for a pipelined circuit



Illinois scan architecture



Reconfigurable broadcast scan

- Reduce the number of channels that are required
- Static reconfiguration
 - The reconfiguration can only be done when a new pattern is to be applied
- Dynamic reconfiguration
 - The configuration can be changed while scanning in a pattern

- First configuration is: 1->{2,3,6}, 2->{7}, 3->{5,8}, 4->{1,4}
- Other configuration is: 1->{1,6}, 2->{2,4}, 3->{3,5,7,8}

Seen Chain 1	-	v	4	v	v		r	0	0	v	v
Scan Ghain T		~		Λ 	Λ				U	$\hat{\mathbf{x}}$	^
Scan Chain 2	Х	Х	0	Х	1)	Х	1	Х	1
Scan Chain 3	Х	Х	Х	Х	1		1	1	Х	Х	1
Scan Chain 4	1	٦	Х	Х	0	()	0	Х	0	1
Scan Chain 5	0	Х	1	Х	Х		(Х	Х	Х	Х
Scan Chain 6	Х	0	Х	1	Х	()	Х	0	0	Х
Scan Chain 7	0	Х	0	Х	Х		1	1	Х	Х	Х
Scan Chain 8	Х	Х	1	Х	Х		C	Х	1	Х	Х

Block diagram of MUX network



Virtual scan

- Pure MUX and XOR networks are allowed
- No need to solve linear equations
- Dynamic compaction can be effectively utilized during the ATPG process
- Very little or no fault coverage loss

Test response compaction

- □ Space compaction
- □ Time compaction
- □ Mixed time and space compaction

Test response compaction



Taxonomy of various response compaction schemes

Compation Schemes	Ι		II		III		
Compaction Schemes	Space	Time	CFS CFI		Linearity	Nonlinearity	
Zero-aliasing Compactor [Chakrabarty 1998] [Pouya 1998]	\checkmark		\checkmark				
Parity Tree [Karpovsky 1987]	\checkmark			\checkmark	\checkmark		
Enhanced Parity Tree [Sinanoglu 2003]	\checkmark	\checkmark	\checkmark		\checkmark		
X-Compact [Mitra 2004]	\checkmark				\checkmark		
q-Compactor [Han 2003]	\checkmark	\checkmark		\checkmark	\checkmark		
Convolutional Compactor [Rajski 2005]	\checkmark	\checkmark		\checkmark	\checkmark		
OPMISR [Barnhart 2002]	\checkmark	\checkmark		\checkmark	\checkmark		
Block Compactor [Wang 2003]	\checkmark	\checkmark			\checkmark		
i-Compact [Patel 2003]	\checkmark			\checkmark	\checkmark		
Compactor for SA [Wohl 2001]							
Scalable Selector [Wohl 2004]							

Test response compaction

□ Space compaction

- Zero-aliasing linear compaction
- X-compact
- X-blocking
- X-masking
- X-impact

□ Zero-aliasing linear compaction

Theorem 6.1

For any test set *T*, for a circuit that implements function *C*, there exists a zeroaliasing output space compactor for *C* with *q* outputs where $q = \lceil \log_2(|T|+1) \rceil$.

Theorem 6.2

Let G be a response graph. If G is 2^q colorable, then there exists a q-output zeroaliasing space compactor for the circuit C.

An example of response graph



□ X-compact

- X-tolerant response compaction technique
- X-compact matrix
- Error masking

□ X-compact

Theorem 6.3

If only a single scan chain produces an error at any scan-out cycle, the X-compactor is guaranteed to produce errors at the X-compactor outputs at that scan-out cycle, if and only if no row of the X-compact matrix contains all 0's.

Theorem 6.4

Errors from any one, two, or an odd number of scan chains at the same scan-out cycle are guaranteed to produce errors at the X-compactor outputs at that scan-out cycle, if every row of the X-compact matrix is nonzero, distinct, and contains an odd number of 1's.

□ X-compactor with 8 inputs and 5 outputs



X-compact Matrix



$\mathbf{M}^{\mathsf{T}} \mathbf{X} \mathbf{S} = \mathbf{O}$

□ X-blocking (or X-bounding)

- X's can be blocked before reaching the response compactor
- Can ensure that no X's will be observed
- May result in fault coverage loss
- Add area overhead and may impact delay

Illustration of the x-blocking scheme

□ X-masking

- X's can be masked off right before the response compactor
- Mask data is required to indicate when the masking should take place
- Mask date can be compressed
 - Possible compression techniques are weighted pseudorandom LFSR reseeding or run-length encoding

An example of X-masking circuit

□ X-impact

- Simply use ATPG to algorithmically handle the impact of residual x's on the space compactor
- Without adding any extra circuitry

□ Handling of X-impact

Handling of aliasing

Test response compaction

□ Time compaction

- A time compactor uses sequential logic to compact test responses
- MISR is most widely adopted
- n-stage MISR can be described by specifying a characteristic polynomial of degree n

Multiple-input signature register (MISR)

M_0	1	0	0	1	0			
M_1		0	1	0	1	0		
M_2			1	1	0	0	0	
M_3				1	0	0	1	1
М	1	0	0	1	1	0	1	1

VLSI Test Principles and Architectures

Test response compaction

□ Mixed time and space compaction

Industry practices

□ OPMISR+

Embedded Deterministic Test

- Virtual Scan and UltraScan
- □ Adaptive Scan
- ETCompression

Industry solutions categories

Linear-decompression-based schemes

- Two steps
 - ETCompression, LogicVision
 - TestKompress, Mentor Graphics
 - SOCBIST, Synopsys

Broadcast-scan-based schemes

- Single step
 - SPMISR+, Cadence
 - VirtualScan and UltraScan, SynTest
 - DFT MAX, Synopsys

Industry practices

□ OPMISR+

- Cadence
- Roots in IBM 's logic BIST and ATPG technology

General scan architecture for OPMISR+

Composite MISR Observe (MO)

Industry practices

Embedded Deterministic Test (TestKompress)

- Mentor Graphics
- First commercially available on-chip test compression product

EDT (TestKompression) architecture

VLSI Test Principles and Architectures

TestKompress stimuli compression

TestKompress response compaction

Industry practices

Virtual Scan and UltraScan

- SynTest
- First commercial product based on the broadcast scan scheme using combinational logic for pattern decompression

VirtualScan architecture

VLSI Test Principles and Architectures

UltraScan architecture

VLSI Test Principles and Architectures

Industry practices

□ Adaptive Scan

- Synopsys
- Designed to be the next generation scan architecture

Adaptive scan architecture

VLSI Test Principles and Architectures

Industry practices

D ETCompression

- LogicVision
- Built upon embedded logic test (ELT) technology

ETCompression architecture

Summary of industry practices

Industry Practice	Stimulus Decompressor	Response Compactor
OPMISR+	Broadcast scan (Illinois scan)	MISR with XOR network
TestKompress	Ring generator	XOR network
VirtualScan	Combinational logic network	XOR network
DFT MAX	Combinational MUX network	XOR network
ETCompression	(Reseeding) PRPG	MISR
UltraScan	TDDM	TDM

MISR: multiple-input signature register

MUX: multiplexers

PRPG: pseudo-random pattern generator

TDDM: time-division demultiplexer

TDM: time-division multiplexers

XOR: exclusive-OR

Concluding remarks

Test compression is

- An effective method for reducing test data volume and test application time with relatively small cost
- An effective test structure for embedded hard cores
- Easy to implement and capable of producing high-quality tests
- Successfully as part of design flow
- Need to unify different compression architectures