

# *Chapter 9*


## Memory Diagnosis and Built-In Self-Repair

# *What is this chapter about?*

- Why diagnostics?
  - Yield improvement
    - Repair and/or design/process debugging
- BIST design with diagnosis support
- MECA: a system for automatic identification of fault site and fault type
- Built-in self-repair (BISR) for embedded memories
  - Redundancy analysis (RA) algorithms
  - Built-in redundancy analysis (BIRA)

# How to Identify Faults?

## RAM Circuit/Layout



## Tester/BIST Output

```
Test 1: 4:Stage 4, :Functional (294913 Cyc) Cat:
S:Pattern          Start-Loc  Stop-Loc   Size Result
-----
1:</fs80a009.avf    37      294949    294913 *FAIL*
S
i
t
e
#
1: 85507 11001010011010010110.0LOHLO.0.0.0L0L
1: 85511 11001010011110010110.0LOHLO.0.0.0L0L
1: 85515 11001010111010010110.0LOHLO.0.0.0L0L
1: 85519 11001010111110010110.0LOHLO.0.0.0L0L
.
.
1: 242163 11001010111110000111H1/1L/1H1H1H1/1/
1: 242167 11001010111010000111H1/1L/1H1H1H1/1/
1: 242171 11001010011110000111H1/1L/1H1H1H1/1/
1: 242175 11001010011010000111H1/1L/1H1H1H1/1/
.
.
```

# Fault Model Subtypes

Name	Agr	Vtm	Addr
SAF <sub>0</sub>	-	1/0	-
SAF <sub>1</sub>	-	0/1	-
TF <sub>0</sub>	-	↓/1	-
TF <sub>1</sub>	-	↑/0	-
CFin <sub>0</sub>	↓	↕	A < V
CFin <sub>1</sub>	↓	↕	A > V
CFin <sub>2</sub>	↑	↕	A < V
CFin <sub>3</sub>	↑	↕	A > V
CFst <sub>0</sub>	0	1/0	A < V
CFst <sub>1</sub>	0	1/0	A > V
CFst <sub>2</sub>	0	0/1	A < V
CFst <sub>3</sub>	0	0/1	A > V
CFst <sub>4</sub>	1	1/0	A < V
CFst <sub>5</sub>	1	1/0	A > V

Name	Agr	Vtm	Addr
CFst <sub>6</sub>	1	0/1	A < V
CFst <sub>7</sub>	1	0/1	A > V
CFid <sub>0</sub>	↓	1/0	A < V
CFid <sub>1</sub>	↓	1/0	A > V
CFid <sub>2</sub>	↓	0/1	A < V
CFid <sub>3</sub>	↓	0/1	A > V
CFid <sub>4</sub>	↑	1/0	A < V
CFid <sub>5</sub>	↑	1/0	A > V
CFid <sub>6</sub>	↑	0/1	A < V
CFid <sub>7</sub>	↑	0/1	A > V
AF <sub>0</sub>	-	-	A < V
AF <sub>1</sub>	-	-	A > V
SOF	-	-	-

# March Signature & Dictionary


March 11N

$\updownarrow (w0) \uparrow (r0, w1) \updownarrow (r1) \uparrow (r1, w0) \downarrow (r0, w1) \downarrow (r1, w0) \updownarrow (r0)$

$E_0 \quad E_1 E_2 \quad E_3 \quad E_4 E_5 \quad E_6 E_7 \quad E_8 E_9 \quad E_{10}$


<b>Fault/Error Bitmap</b>	$E_0$	$E_1$	$E_2$	$E_3$	$E_4$	$E_5$	$E_6$	$E_7$	$E_8$	$E_9$	$E_{10}$
<b>SAF<sub>0</sub></b>	0	0	0	1	1	0	0	0	1	0	0
<b>SAF<sub>1</sub></b>	0	1	0	0	0	0	1	0	0	0	1
<b>CFin<sub>0</sub></b>	0	0	0	0	1	0	0	0	0	0	1
<b>CFin<sub>1</sub></b>	0	0	0	0	0	0	1	0	1	0	0
<b>CFin<sub>2</sub></b>	0	1	0	0	0	0	0	0	1	0	0
<b>CFin<sub>3</sub></b>	0	0	0	1	1	0	1	0	0	0	0
<b>CFst<sub>0</sub></b>	0	0	0	0	1	0	0	0	0	0	0
<b>CFst<sub>1</sub></b>	0	0	0	0	0	0	0	0	1	0	0
<b>CFst<sub>2</sub></b>	0	0	0	0	0	0	1	0	0	0	1
<b>CFst<sub>3</sub></b>	0	1	0	0	0	0	0	0	0	0	1
<b>CFst<sub>4</sub></b>	0	0	0	1	0	0	0	0	1	0	0
<b>CFst<sub>5</sub></b>	0	0	0	1	1	0	0	0	0	0	0
<b>CFst<sub>6</sub></b>	0	1	0	0	0	0	0	0	0	0	0
<b>CFst<sub>7</sub></b>	0	0	0	0	0	0	1	0	0	0	0

# Memory Error Catch and Analysis (MECA)



Source: Wu, *et al.*, ICCAD00


# BIST with Diagnosis Support



Source: Wang, *et al.*, ATS00


# Test Mode

- In Test Mode it runs a fixed algorithm for production test and repair.
  - Only a few pins need to be controlled, and *BGO* reports the result (Go/No-Go).







# CTR State Diagram in Test Mode




# Fault Analysis Mode (FSI Timing)

- In Fault Analysis Mode, we can apply a longer March algorithm for diagnosis
  - FSI captures the error information of the faulty cells



# CTR State Diagram in Analysis Mode



# Fault Analysis

- Derive analysis equations from the fault dictionary


Fault/Error Bitmap	$E_0$	$E_1$	$E_2$	$E_3$	$E_4$	$E_5$	$E_6$	$E_7$	$E_8$	$E_9$	$E_{10}$
$\text{SAF}_0$	0	0	0	1	1	0	0	0	1	0	0
$\text{SAF}_1$	0	1	0	0	0	0	1	0	0	0	1

- Convert error maps to fault maps by the equations


$$F_{\text{SAF}_0} = \overline{E_0} \cap \overline{E_1} \cap \overline{E_2} \cap E_3 \cap E_4 \cap \overline{E_5} \cap \overline{E_6} \cap \overline{E_7} \cap E_8 \cap \overline{E_9} \cap \overline{E_{10}}.$$

$$F_{\text{SAF}_1} = \overline{E_0} \cap E_1 \cap \overline{E_2} \cap \overline{E_3} \cap \overline{E_4} \cap \overline{E_5} \cap E_6 \cap \overline{E_7} \cap \overline{E_8} \cap \overline{E_9} \cap E_{10}.$$

# TPG State Diagram



# Waveform Generated by TPG




# Diagnostic Test Algorithm Generation

- Start from a base test: generated by TAGS, or user-specified
- Generation options reduced to Read insertions
- Diagnostic resolution: percentage of faults that can be distinguished


$T(N)$	Resolution	March algorithm
11N	0.586	$\uparrow(w0) \uparrow(r0\_w1) \uparrow(r1\_w0) \downarrow(r0\_w1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
12N	0.690	$\uparrow(w0) \uparrow(r0\_w1) \uparrow(r1\_w0) \downarrow(r0\_w1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
13N	0.793	$\uparrow(w0) \uparrow(r0\_w1\_r1) \uparrow(r1\_w0) \downarrow(r0\_w1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
14N	0.828	$\uparrow(w0) \uparrow(r0\_w1) \uparrow(r1\_w0\_r0) \uparrow(r0) \downarrow(r0\_w1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
14N	0.828	$\uparrow(w0) \uparrow(r0\_w1) \uparrow(r1) \uparrow(r1\_w0\_r0) \downarrow(r0\_w1\_r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
14N	0.828	$\uparrow(w0) \uparrow(r0\_w1) \uparrow(r1) \uparrow(r1\_w0) \uparrow(r0) \downarrow(r0\_w1\_r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
14N	0.828	$\uparrow(w0) \uparrow(r0\_w1\_r1) \uparrow(r1\_w0) \downarrow(r0\_w1\_r1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
15N	0.897	$\uparrow(w0) \uparrow(r0\_w1\_r1) \uparrow(r1\_w0\_r0) \uparrow(r0) \downarrow(r0\_w1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
15N	0.897	$\uparrow(w0) \uparrow(r0\_w1) \uparrow(r1) \uparrow(r1\_w0\_r0) \uparrow(r0) \downarrow(r0\_w1\_r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
15N	0.897	$\uparrow(w0) \uparrow(r0\_w1) \uparrow(r1) \uparrow(r1\_w0\_r0) \uparrow(r0) \downarrow(r0\_w1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
16N	0.931	$\uparrow(w0) \uparrow(r0\_w1\_r1) \uparrow(r1) \uparrow(r1\_w0\_r0) \uparrow(r0) \downarrow(r0\_w1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
16N	0.931	$\uparrow(w0) \uparrow(r0\_w1\_r1) \uparrow(r1) \uparrow(r1\_w0\_r0) \uparrow(r0) \downarrow(r0\_w1\_r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
16N	0.931	$\uparrow(w0) \uparrow(r0\_w1\_r1) \uparrow(r1) \uparrow(r1\_w0) \uparrow(r0) \downarrow(r0\_w1\_r1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$
17N	0.966	$\uparrow(w0) \uparrow(r0\_w1\_r1) \uparrow(r1) \uparrow(r1\_w0\_r0) \uparrow(r0) \downarrow(r0\_w1\_r1) \uparrow(r1) \downarrow(r1\_w0\_r0) \uparrow(r0)$

# Fault Bitmap Examples

Idempotent Coupling Fault



Stuck-at 0





# *Redundancy and Repair*

## □ Problem:

- We keep shrinking RAM cell size and increasing RAM density and capacity. How do we maintain the yield?

## □ Solutions:


- Fabrication
  - Material, process, equipment, etc.
- Design
  - Device, circuit, etc.
- Redundancy and repair
  - On-line
    - EDAC (extended Hamming code; product code)
  - Off-line
    - Spare rows, columns, blocks, etc.

# *From BIST to BISR*



- BIST: built-in self-test
- BIECA: built-in error catch & analysis
  - BIRD: built-in self diagnosis
  - BIRA: built-in redundancy analysis
- BISR: built-in self-repair


# RAM Built-In Self-Repair (BISR)




# RAM Redundancy Allocation

- 1-D: spare rows (or columns) only
  - SRAM
  - Algorithm: Must-Repair
- 2-D: spare rows and columns (or blocks)
  - Local and/or global spares
  - NP-complete problem
  - Conventional algorithm:
    - Must-Repair phase
    - Final-Repair phase
      - Repair-Most (greedy) [Tarr *et al.*, 1984]
      - Fault-Driven (exhaustive, slow) [Day, 1985]
      - Fault-Line Covering (b&b) [Huang *et al.*, 1990]

# *Redundancy Architectures*



# Redundancy Analysis Simulation




Ref: MTDT02

# Definitions


- ❑ **Faulty line:** row or column with at least one faulty cell
  - A faulty line is **covered** if all faulty cells in the line are repaired by spare rows and/or columns.
- ❑ A faulty cell not sharing any row or column with any other faulty cell is an **orthogonal faulty cell**
- ❑  $r$ : number of (available) spare rows
- ❑  $c$ : number of (available) spare columns
- ❑  $F$ : number of faulty cells in a block
- ❑  $F'$ : number of orthogonal faulty cells in a block

# Example Block with Faulty Cells






# Repair-Most (RM)



1. Run BIST and construct bitmap
2. Construct row and column error counters
3. Run Must-Repair algorithm
4. Run **greedy** final-repair algorithm

# Worst-Case Bitmap (After Must-Repair)





- $\text{Max } F=2rc$
- $\text{Max } F'=r+c$
- **Bitmap size:  $(rc+c)(cr+r)$**

# Essential Spare Pivoting (ESP)


- Maintain high repair rate without using a bitmap
  - Small area overhead
- Fault Collection (FC)
  - Collect and store faulty-cell address using row-pivot and column-pivot registers
    - If there is a match for row (col) pivot, the pivot is an essential pivot
    - If there is no match, store the row/col addresses in the pivot registers
  - If  $F > r+c$ , the RAM is irreparable
- Spare Allocation (SA)
  - Use row and column pivots for spare allocation
    - Spare rows (cols) for essential row (col) pivots
  - SA for orthogonal faults

Ref: Huang *et al.*, IEEE TR, 11/03

# ESP Example




# Cell Fault Size Distribution




Mixed Poisson-exponential distribution

# Repair Rate ( $r=10$ )




# Redundancy Organization



SR: Spare Row; SCG: Spare Column Group; SEG: Segment

ITC03

# BISR Architecture




MAO: mask address output; POR: power-on reset

Ref: ITC03




# Power-On BISR Procedure





# Subword Definition

- Subword
  - A subword is consecutive bits of a word.
  - Its length is the same as the group size.
- Example: a 32x16 RAM with 3-bit row address and 2-bit column address




# Row-Repair Rules


- To reduce the complexity, we use two row-repair rules
  - If a row has multiple faulty, we repair the faulty row by a spare row if available.
  - If there are multiple faulty subwords with the same column address and different row addresses within a segment, the last detected faulty subword should be repaired with an available spare row.
- Examples:




# *BIRA Procedure*




# Basic BIST Module




# BIRA Module



# State Diagram of PE



# Block Diagram of ARU



↗ : Signal only used in test/repair mode  
 → : Signal used in test/repair and normal modes  
 → : Signal used in normal mode




# Repair Rate Analysis

- Repair rate
  - The ratio of the number of repaired memories to the number of defective memories
- A simulator has been implemented to estimate the repair rate of the proposed BISR scheme

[Huang *et al.*, MTDT02]

- Industrial case:
  - SRAM size: 8Kx64
  - # of injected random faults: 1~10
  - # of memory samples: 534
  - RA algorithms: proposed and exhaustive search algorithms

# An Industrial Case




# A 8Kx64 Repairable SRAM




Technology: 0.25um  
SRAM area: 6.5 mm<sup>2</sup>  
BISR area : 0.3 mm<sup>2</sup>  
Spare area : 0.3 mm<sup>2</sup>  
HO<sub>spare</sub>: 4.6%  
HO<sub>bisr</sub>: 4.6%  
Repair rate: 100% (if #  
random faults is no more  
than 10)

Redundancy: 4 spare rows and 2 spare column groups  
Group size: 4


# Waveform of EMA & MAO




# Normal Mode Waveform




# Repair Rate (Group Size 2)



# Repair Rate (Group Size 4)



# Yield vs. Repair Rate





# Concluding Remarks

- ❑ BIST with diagnosis support
  - Fault type identification done by an offline diagnosis process using MECA
  - RAM design and process debugging for yield enhancement
- ❑ From BIST to BIRA
  - Effective implementation by ESP
    - Greedy algorithm
- ❑ An industrial case has been experimented
  - Full repair achieved (for # random faults no more than 10)
  - Only 4.6% area overhead for the 8Kx64 SRAM