

Memory Systems

CH008

Figure 8.1 The memory interface




Figure 8.2 Diverging processor and memory performance.

Adapted with permission from Hennessy and Patterson, *Computer Architecture: A Quantitative Approach*, 5th ed., Morgan Kaufmann, 2011.




Figure 8.3 A typical memory hierarchy




Figure 8.4 Memory hierarchy components, with typical characteristics in 2015




Figure 8.5 Mapping of main memory to a direct mapped cache




Figure 8.6 Cache fields for address 0xFFFFFE4 when mapping to the cache in Figure 8.5




Figure 8.7 Direct mapped cache with 8 sets




Figure 8.8 Direct mapped cache contents




Figure 8.9 Two-way set associative cache




Figure 8.10 Two-way set associative cache contents

| Way 1 | | | Way 0 | | | |
|-------|---------|----------------|-------|---------|----------------|-------|
| V | Tag | Data | V | Tag | Data | |
| 0 | | | 0 | | | Set 3 |
| 0 | | | 0 | | | Set 2 |
| 1 | 00...00 | mem[0x00...24] | 1 | 00...10 | mem[0x00...04] | Set 1 |
| 0 | | | 0 | | | Set 0 |

Figure 8.11 Eight-block fully associative cache




Figure 8.12 Direct mapped cache with two sets and a four-word block size




Figure 8.13 Cache fields for address 0x8000009C when mapping to the cache of Figure 8.12



Figure 8.14 Cache contents with a block size b of four words




Figure 8.15 Two-way associative cache with LRU replacement

| Way 1 | | | | Way 0 | | | |
|-------|---|----------|----------------|-------|----------|----------------|------------|
| V | U | Tag | Data | V | Tag | Data | |
| 0 | 0 | | | 0 | | | Set 3 (11) |
| 0 | 0 | | | 0 | | | Set 2 (10) |
| 1 | 0 | 00...010 | mem[0x00...24] | 1 | 00...000 | mem[0x00...04] | Set 1 (01) |
| 0 | 0 | | | 0 | | | Set 0 (00) |

(a)

| Way 1 | | | | Way 0 | | | |
|-------|---|----------|----------------|-------|----------|----------------|------------|
| V | U | Tag | Data | V | Tag | Data | |
| 0 | 0 | | | 0 | | | Set 3 (11) |
| 0 | 0 | | | 0 | | | Set 2 (10) |
| 1 | 1 | 00...010 | mem[0x00...24] | 1 | 00...101 | mem[0x00...54] | Set 1 (01) |
| 0 | 0 | | | 0 | | | Set 0 (00) |

(b)

Figure 8.16 Memory hierarchy with two levels of cache




Figure 8.17 Miss rate versus cache size and associativity on SPEC2000 benchmark. (Adapted with permission from Hennessy and Patterson, *Computer Architecture: A Quantitative Approach*, 5th ed., Morgan Kaufmann, 2012.)




Figure 8.18 Miss rate versus block size and cache size on SPEC92 benchmark.
(Adapted with permission from Hennessy and Patterson, *Computer Architecture: A Quantitative Approach*, 5th ed., Morgan Kaufmann, 2012.)




Figure 8.19 Hard disk



Figure 8.20 Virtual and physical pages




Figure 8.21 Physical and virtual pages




Figure 8.22 Translation from virtual address to physical address




Figure 8.23 The page table for Figure 8.21

| | Physical Page Number | Virtual Page Number |
|---|----------------------------|---------------------------|
| v | | |
| 0 | | 7FFFF |
| 0 | | 7FFFE |
| 1 | 0x0000 | 7FFFD |
| 1 | 0x7FFE | 7FFFC |
| 0 | | 7FFFB |
| 0 | | 7FFFA |
| | ⋮ | ⋮ |
| 0 | | 00007 |
| 0 | | 00006 |
| 1 | 0x0001 | 00005 |
| 0 | | 00004 |
| 0 | | 00003 |
| 1 | 0x7FFF | 00002 |
| 0 | | 00001 |
| 0 | | 00000 |

Page Table

Figure 8.24 Address translation using the page table




Figure 8.25 Address translation using a two-entry TLB




Figure 8.26 Hierarchical page tables




Figure 8.27 Address translation using a two-level page table




Figure 8.28 Building blocks






Figure 8.29 Computer system







Copyright © 2016 Elsevier Ltd. All rights reserved.

Fig u08-01

